

Register & Bit	7	6	5	4	3	2	1	0
MCUSR	-	-	-	-	WDRF	-	-	-
WDTCR	WDIF	WDIE	WDP3	WDCE	WDE	WDP2	WDP1	WDPO
WDIF	WDICE (Unlock Register for New Settings)			WDORF	WDORF		WDIE	WDCE
0	(Auto) When Intr Done	0	Off after 4 Cycles	1	Reset Occurred	0	1	Watchdog
1	(Auto) Start of Time-Out	1	On for 4 Cycles	0	Clear To Use WDT Timer	0	0	System Reset Mode
WDOP3	WDOP2	WDOP1	WDOP0	Timeout Delay (at 5.00V)	WDRF	1	0	Interrupt Mode
0	0	0	0	16 ms (0.016 seconds)	WDT_vect	1	1	Interf & Sys Reset Mode
0	0	0	1	32 ms				
0	0	1	0	64 ms				
0	0	1	1	125 ms				
0	1	0	0	250 ms				
0	1	0	1	500 ms (0.5 seconds)				
0	1	1	0	1.0 s				
0	1	1	1	2.0 s				
1	0	0	0	4.0 s				
1	0	0	1	8.0 s				

[illegible]

Register & Bit		TWBR0												TWSR			
TWBR	TWBR7		TWBR6		TWBR5		TWBR4		TWBR3		TWBR2		TWBR1		TWBR0	Selects Div Factor	For Bit Generator
TWCR	TWINT		TWSTA		TWSTO	-	TWMC		TWSC		TWEN		TWSP1		TWSP0		TWIE
TWSR	TWS7		TWS6		TWS5		TWS4		TWS3				TWSP1		TWSP0		
TWDR	TWD7		TWD6		TWD5		TWD4		TWD3		TWD2		TWD1		TWD0		
TWINT	TWI Interrupt Flag		TWEA		TWI Enable Ack Bit		TWSTA		TWI Start Cond Bit		TWSTO		TWI Stop Cond Bit		TWWC		TWI Write Collision Flag
0	Q(Read) - Busy 0(Wait) - No Action		0		No ACK Pulse		0		Don't generate start condition		0		No Stop Condition		0		Collision Detected
1	1(Read) - Done Paused Waiting 1(Write) - Clear Flag & Exec Next Command		1		ACK Pulse		1		Becomes Master		1		Generates STOP Condition		1		On
Flags	TWI Read Ready Enable		TWRDY		TWRDY1		TWRDY0		Payload Error		PERR		PERR0		PERR1		PERR2
0	Off		Return Status Code		0		0		1			Holds 8 bit Payload to Transmit Or Receive		TWL_vect			
1	On				1		1		4			16					
					1		1		64								

Device Interrupts													
SREG # = (1 << 7); or 96H)													
SREG # = (1 << 7); or 96H)													
SREG # = (1 << 7); or 96H)													
Register & Bit	7	6	5	4	3	2	1	0	Interrupt	Physical Pin	Vector		
EICRA	ISC31	ISC30	ISC21	ISC20	ISC11	ISC10	ISC01	ISC00	INT0	D21	INT0_vect		
EICRB	-	-	-	-	ISC51	ISC50	ISC41	ISC40	INT1	D20	INT1_vect		
EIMSK	-	-	INT5	INT4	INT3	INT2	INT1	INT0	INT2	D19	INT2_vect		
PCICR	-	-	-	-	-	PCIE2	PCIE1	PCIE0	INT3	D18	INT3_vect		
PCMSK1	PCINT15	PCINT14	PCINT13	PCINT12	PCINT11	PCINT10	PCINT9	PCINT8	INT4	D2	INT4_vect		
PCMSK2	PCINT23	PCINT22	PCINT21	PCINT20	PCINT19	PCINT18	PCINT17	PCINT16	INT5	D3	INT5_vect		
PCMSK0	PCINT7	PCINT6	PCINT5	PCINT4	PCINT3	PCINT2	PCINT1	PCINT0	PCINT0	D53	PCINT0_vect		
ISCn1	ISCn0	Mode							PCINT1	D52	PCINT0_vect		

[illegible]

Register & Bit	7	6	5	4	3	2	1	0
SMCR	-	-	-	-	SM2	SM1	SM0	SE
PRR0	PRTW1	PRTIM2	PRTIM0		PRTIM1	PRSP1	PRUSART0	PRADC
PRR1	-	-	PRTIM5	PRTIM4	PRTIM3	PRUSART3	PRUSART2	PRUSART1
SM2	SM1	SMD	Sleep Mode	SE	Sleep Enable MCU			
0	0	0	Idle	0	MCU No sleep during SI			
0	0	1	ADC Noise Reduction	1	MCU Sleep During SI			
0	1	0	Power-down					
0	1	1	Power-save					
1	1	0	Standby				PRADC	ADC
1	1		Extended Standby				0	On
PRR1M	PRR1DC0	PRR1M2	PRR1M1	PRR1M0	PRR1M3	PRR1M1	PRR1M1	PRR1M0
0	On	0	On	0	On	0	On	0
1	Off	1	Off	1	Off	1	Off	1
PRR1M5	PRR1M5	PRR1M4	PRR1M3	PRR1M2	PRR1M1	PRR1M0	PRR1M0	PRR1M0
0	On	0	On	0	On	0	On	0
1	Off	1	Off	1	Off	1	Off	1